Follow
Vikas Pathak
Vikas Pathak
Associate Professor of ECE Department, SKIT, Jaipur
Verified email at skit.ac.in
Title
Cited by
Cited by
Year
VLSI implementation of anti‐notch lattice structure for identification of exon regions in Eukaryotic genes
V Pathak, SJ Nanda, AM Joshi, SS Sahu
IET Computers & Digital Techniques 14 (5), 217-229, 2020
112020
Hardware implementation of infinite impulse response anti‐notch filter for exon region identification in eukaryotic genes
V Pathak, S Jagannath Nanda, A Mahesh Joshi, S Sekhar Sahu
International Journal of Circuit Theory and Applications 48 (12), 2242-2256, 2020
62020
FPGA implementation of high‐speed tunable IIR band pass notch filter for identification of hot‐spots in protein
V Pathak, SJ Nanda, AM Joshi, SS Sahu
International Journal of Circuit Theory and Applications 49 (11), 3748-3765, 2021
42021
VLSI implementation of tunable band-pass notch IIR filter for localization of hot spots in proteins
V Pathak, SJ Nanda, AM Joshi, SS Sahu
Proceedings of the Fourth International Conference on Microelectronics …, 2021
32021
Identification of characteristics frequency and hot-spots in protein sequence of COVID-19 disease
V Pathak, SJ Nanda, AM Joshi, SS Sahu
Biomedical Signal Processing and Control 78, 103909, 2022
22022
FPGA implementation of high speed anti-notch lattice filter for exon region identification in eukaryotic genes
V Pathak, SJ Nanda, AM Joshi, SS Sahu
2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 418-421, 2021
22021
High speed implementation of Notch/Anti-notch IIR filter on FPGA
V Pathak, SJ Nanda, AM Joshi, SS Sahu
2018 15th IEEE India Council International Conference (INDICON), 1-6, 2018
22018
Area Optimized High-Level Synthesis of Bubble Check Algorithm for Check Node Processing
H Sharma, M Choudhary, V Pathak, I Roy
Communication and Intelligent Systems: Proceedings of ICCIS 2019, 381-390, 2020
2020
Generic Encryptor/Decryptor Core Implementation of Tiny AES
V Pathak, SG Sharma
2012
Simulation of Floating Point FFT Algorithm for Characteristic Frequency Calculation of Protein Family
H Mathur, V Pathak, Y Rathore
Simulation of floating point generic DWT and IDWT for Denoising in DNA sequence for Exon Region Identification in genes
Y Rathore, V Pathak, H Mathur
The system can't perform the operation now. Try again later.
Articles 1–11